

Appl. No. 10/604,318  
Reply to Office Action of Sept. 8, 2005

**Amendments to the Claims:**

This listing of claims will replace all prior versions and listings of claims in the application:

**Listing of Claims:**

1. (original) A cell library for use in designing integrated domino circuits, comprising:  
a first library portion including a plurality of FET logic circuits of first conductivity type to provide at least selectable transistor sizes;  
and a second library portion including a plurality of selectable prechargeable complementary FET driver circuits, each configured to be connectable to an output of a selected one of said logic circuits, to provide at least selectable transistor sizes.
2. (original) The library of claim 1 wherein said logic circuits are n-FET logic circuits.
3. (original) The library of claim 1 wherein said logic circuits are p-FET logic circuits.
4. (original) The library of claim 1 wherein said complementary FET driver circuits are CMOS driver circuits.
5. (original) The library of claim 1 wherein said logic circuits are inverting logic circuits.
6. (original) The library of claim 1 wherein said driver circuits have an inverting function.
7. (original) The library of claim 6 wherein at least some of said driver circuits are inverters.
8. (original) The library of claim 6 wherein at least some of said driver circuits comprise NOR gates.

Appl. No. 10/604,318  
Reply to Office Action of Sept. 8, 2005

9. (original) The library of claim 6 wherein at least some of said driver circuits comprise NAND gates.

10. (original) The library of claim 6 wherein at least some of said driver circuits are static driver circuits.

11. (original) The library of claim 1 wherein said driver circuits are selectable to match at least a size characteristic of said selected one of said logic circuits.

12. (original) The library of claim 1 further comprising at least selectable PMOS transistor connectable to said logic circuits to precharge elements thereof.

13. (original) The library of claim 1 wherein said logic circuits further comprise a footer circuit to disconnect said selected logic circuit from a pull-down potential during a precharge clock phase.

14. (original) The library of claim 1 further comprising a keeper circuit attached to an output of said logic circuit to hold a precharge voltage thereon.

15. (original) The library of claim 1 wherein said MOS logic circuits are NMOS logic circuits.

16. (original) A cell library for use in designing integrated circuits, comprising:  
a first library portion containing a plurality of NMOS logic circuits to provide selectable logic functions and transistor sizes;

and a second library portion containing a plurality of selectable driver circuits, each configured to be connectable to an output of a selected one of said logic circuits, said driver circuits being selectable to match at least a size characteristic of said selected one of said logic circuits.

17. (original) The library of claim 16 wherein said logic circuits are inverting logic circuits.

Appl. No. 10/604,318  
Reply to Office Action of Sept. 8, 2005

18. (original) The library of claim 17 wherein said driver circuits have an inverting function.

19. (original) The library of claim 18 wherein at least some of said driver circuits are inverters.

20. (original) The library of claim 18 wherein at least some of said driver circuits comprise NOR gates.

21. (original) The library of claim 18 wherein at least some of said driver circuits comprise NAND gates.

22. (original) The library of claim 18 wherein at least some of said driver circuits are static driver circuits.

23. (original) The library of claim 22 wherein at least some of said static driver circuits comprise a keeper circuit configured to hold a precharge value on an output of said logic circuit until an evaluate phase occurs.

24. (original) The library of claim 16 further comprising at least selectable PMOS transistor connectable to said logic circuits to precharge elements thereof.

25. (original) The library of claim 24 wherein said at least one PMOS transistor comprises a plurality of PMOS transistors of various selectable sizes.

26. (original) The library of claim 16 further comprising a selectable latch circuit connectable to said selected logic circuit to selectively maintain a logic value contained in said selected logic circuit.

Appl. No. 10/604,318  
Reply to Office Action of Sept. 8, 2005

27. (currently amended) A cell library, comprising:

a first library portion comprising a plurality of selectable inverting NMOS logic circuits with two or more logic functions; and

a second library portion comprising a plurality of selectable inverter circuits[,] connectable to receive at least one output from a selected NMOS logic circuit to provide at least selectable transistor sizes one of the selectable logic circuits, the selectable inverter circuits being selectable to match at least one parametric characteristic of the selected one of the selectable logic circuits.

28. (original) The cell library of claim 27 wherein at least one of said inverter circuits has a plurality of inputs to which outputs of a corresponding plurality of said logic circuits are selectively connectable.

29. (previously presented) The cell library of claim 27 wherein at least one of said NMOS logic circuits has an "AND" function.

30. (previously presented) The cell library of claim 27 wherein at least one of said NMOS logic circuits has an "OR" function.

31. (previously presented) The cell library of claim 27 wherein at least one of said NMOS logic circuits has a complex logic function including both "AND" and "OR" functions.

32. (original) The cell library of claim 27 wherein at least one of said inverter circuits is configured as a keeper circuit selectively connectable to said selected NMOS logic circuit.

33. (original) The cell library of claim 32 wherein said keeper circuit comprises:

a pair of PMOS devices and an NMOS device,

said NMOS device and one of said PMOS devices being connected to form an inverter circuit connectable to an output of said NMOS logic circuit;

Appl. No. 10/604,318  
Reply to Office Action of Sept. 8, 2005

and another of said PMOS devices being connected to receive an output of said inverter circuit and connectable to said output of said NMOS logic circuit to latch an existing state therein.

Claims 34-37 (cancelled)

38. (new) The cell library of claim 27, wherein the selectable logic circuits each comprise a NMOS logic circuit or a FET logic circuit.

39. (new) The cell library of claim 27, wherein at least two of the selectable logic circuits have differing transistor characteristics to provide selectable transistor characteristics.

40. (new) The cell library of claim 39, wherein the differing transistor characteristics include transistor size.

41. (new) The cell library of claim 27, wherein the at least one parametric characteristic of the selected one of the selectable logic circuits comprises transistor size.